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Abstract
Hyperreconfigurable architectures can adapt their re-
configuration abilities during run time and have been pro-
posed to increase the speed of dynamic reconfiguration.
They use two types of dynamic reconfiguration steps. In hy-
perreconfiguration steps they change their ability for recon-
figuration and in ordinary reconfiguration steps they recon-
figure the actual contexts for a computation within the limits
that have been set by the last hyperreconfiguration step. In
this paper we study the concept of partial hyperreconfig-
uration for multi tasks environments. We propose several
models for partially hyperreconfigurable architectures and
study corresponding reconfiguration problems to find opti-
mal (hyper)reconfigurations. While under a general cost
model the problem to find optimal (hyper)reconfigurations
is known to be NP-complete even for a single task we iden-
tify an interesting special case that can be solved by poly-
nomial time algorithm even for multiple tasks. We illus-
trate the introduced concepts with a partially hyperrecon-
figurable example architecture and describe the results of
simulated runs with a small test application.
1 Introduction
The development of dynamically reconfigurable archi-
tectures/systems offers new abilities for a flexible and fast
execution of computations which change their requirements
to the architecture during runtime. Such systems can be re-
configured during runtime to change their internal commu-
nication structure and/or their functional units. A problem
that arises with increasing abilities for reconfiguration is the
∗This work was financed by the German Research Foundation (DFG)
through the project ”Models and Algorithms for Hyperreconfigurable Ar-
chitectures” within the priority programme 1148 ”Reconfigurable Com-
puting Systems”
growing amount of information that is needed for a recon-
figuration operation to define the new state. In addition,
the high integration of reconfigurable hardware, e.g. re-
configurable circuits on an FPGA chip, requires large band-
widths for the transfer of reconfiguration information when
reconfiguration operations are done at runtime speed. The
amount of reconfiguration data that is needed for modern
FPGAs for example is several megabytes for a single recon-
figuration step. This large amount of necessary information
transfer becomes especially time critical for computations
that exploit the full capacity of dynamically reconfigurable
architectures by frequent reconfigurations.
Some approaches have been proposed in recent years to
cope with this problem. Off-line compression methods have
been applied to the reconfiguration bit stream before it is
loaded onto the system by Dandalis and Prasanna [3]. Ad-
ditional hardware on the chip allows then to decompress
the reconfiguration bit stream during run-time before it is
needed to define the next configuration. A compression
method that is suitable especially for the reconfiguration
bit stream of the Xilinx XC6200 architecture has been de-
scribed by Hauck et al. [6]. Another approach is to compute
the bits which are necessary for reconfiguration directly on
chip (see Ko¨ster und Teich [8], Sidhu et al. [13], Wadhwa
und Dandalis [16]). For Multi FPGA systems it has been
proposed not to reconfigure all FPGAs at the same time, but
perform the reconfiguration incrementally (Lee and Wong
[10]). All these approaches have in common that they do
not change the reconfiguration information itself.
A different approach with the aim to reduce the recon-
figuration information has been proposed recently by the
authors (see [12, 9]). The idea of this approach is to make
the potential for reconfiguration itself reconfigurable. This
means that the reconfiguration potential of an architecture
can be decreased during such periods of a computation
where it requires only minor reconfiguration features. Dur-
ing such periods only the new states of the (few) actually
available reconfiguration features have to be defined dur-
ing reconfiguration and therefore the amount of necessary
reconfiguration information is small. Two types of recon-
figuration steps are used on such architectures: i) recon-
figuration steps where the reconfiguration potential of the
architecture is defined (hyperreconfiguration steps), and ii)
ordinary reconfiguration steps which are used to reconfigure
the actual context which is used by the computation (simply
called reconfiguration steps). Reconfigurable architectures
that use these two types of reconfiguration steps are called
hyperreconfigurable architectures.
Hyperreconfigurable architectures are a promising con-
cept for fast dynamic reconfiguration. Especially for ap-
plications where computations typically consist of different
phases that use only small parts of the whole reconfiguration
potential of the architecture. The smaller the potential of the
architecture, that is actually available, as has been defined
through a hyperreconfiguration, the less reconfiguration bits
are needed for the (ordinary) reconfiguration steps and the
faster is such a reconfiguration step.
In this paper we propose several models for partially
hyperreconfigurable architectures where several tasks can
run in parallel. For such multi task hyperreconfigurable ar-
chitectures we study the problem of finding optimal (hy-
per)reconfigurations. While this problem is known to be
NP-complete even for a single task under a general cost
model we identify an interesting special case that can be
solved in polynomial time even for multiple tasks. We
give an example for a multi task hyperreconfigurable ar-
chitecture and show some experimental results for the (hy-
per)reconfiguration problem on this architecture. Due to
space limitations some topics can only be sketched and will
be discussed in more detail in the full paper.
2 Hyperreconfigurable Architectures
In this section we describe hyperreconfigurable ma-
chines as they have been introduced in [12, 9]. A reconfig-
urable system is called hyperreconfigurable when its ability
for reconfiguration is reconfigurable itself ([12]). Hyper-
reconfigurable architectures have two types of reconfigura-
tion steps. Ordinary reconfiguration steps allow for chang-
ing the context of an algorithm during runtime, e.g. the
context can be the communication structure or the func-
tional units that are used. Hyperreconfiguration steps allow
to define the potential for reconfiguration that is available
to the following ordinary reconfiguration steps. Thus, hy-
perreconfiguration steps define the set of contexts that are
available to the following (ordinary) reconfiguration steps.
Such a set of available contexts is called a hypercontext. An
(ordinary) reconfiguration takes place always within the ac-
tual hypercontext. A central aspect of hyperreconfigurable
architectures is that the costs (i.e. the time or the amount
of bits necessary to be loaded onto the architecture) for a
reconfiguration step depend on the actual hypercontext.
An algorithm/computation is characterized by a se-
quence of context requirements that specify which recon-
figurable features are needed during runtime for every re-
configuration step on a hyperreconfigurable machine. The
context requirements are minimal requirements that have to
be satisfied in order to guaranty a successful computation.
Examples are the number of switches that are available for
reconfiguration in order to satisfy the routing demands or
the number of functional units that are available for recon-
figuration to satisfy the computation demands. Note, that
the actual demand of a computation during runtime might
depend on the data and cannot be determined exactly in ad-
vance. In that case the context requirements are worst case
upper bounds. When the meaning is clear we call the con-
text requirements of an algorithm/computation sometimes
simply its contexts. The reason is that each context require-
ment corresponds to exactly one new context that will be
realized during runtime by a reconfiguration operation. Re-
configuration into a new context can only be realized at run-
time when the machine is in a state (more exactly in a hyper-
context) that provides the necessary reconfigurable features,
i.e., it satisfies the corresponding context requirement.
Let C be the set of possible context requirements for a
reconfigurable machine. An algorithm/computation is char-
acterized by a sequence C = c1 . . . cn of context require-
ments ci ∈ C, i ∈ [1 : n]. A hypercontext defines the re-
configurable features of the reconfigurable machine which
are available in the current state and is characterized by the
subset of C context requirements that can be satisfied in this
state. Let H be the set of possible hypercontexts. For a hy-
percontext h ∈ H let h(C) ⊂ C be the subset of context
requirements that are satisfied by h. The set h(C) is called
the context set of h. For a sequence c1 . . . ck of context
requirements and a hypercontext h let c1 . . . ck ⊂ h(C) de-
note the fact that for each context ci, i ∈ [1 : k], ci ∈ h(C)
holds. To bring the machine into a new hypercontext a hy-
perreconfiguration step is necessary. For each hypercontext
h ∈ H there exist two costs: i) init(h) are the costs to per-
form a hyperreconfiguration that brings the machine into
hypercontext h, ii) cost(h) are the costs for an ordinary re-
configuration step when the machine is in hypercontext h.
Thus during the run of an algorithm/computation a ma-
chines performs operations h1S1 . . . hrSr where h1, . . . , hr
are hyperreconfigurations and Si stands for a sequence of
reconfigurations which use only those parts of the machine
that are available within hi. The following three cost mod-
els for hyperreconfigurable machines have been discussed
for single task applications in [9]:
General model: The total reconfiguration time of a com-
putation is measured as
r∑
i=1
(init(hi) + cost(hi) · |Si|)
where |Si| is the length of Si, i.e., the number of context
requirements in Si.
The next model is intended for coarse grained reconfig-
urable machines where the number of possible hypercon-
texts is not too large. It is assumed that the different hyper-
contexts can be ordered with respect to their computational
power by a precedence relation. The precedence relation is
given as a directed acyclic graph (DAG). It is assumed that
there always exists a hypercontext h which satisfies every
possible context requirement, i.e. h(C) = C.
DAG model: Given a DAG G = (V,E) with V = H for
a setH of hypercontexts and for each h ∈ H a set h(C) such
that for each edge in (h1, h2) ∈ E the relation h1(C) ⊂
h2(C) holds. In addition there are costs cost(h) > 0 and
init(h) = w defined for each h ∈ H and a constant k ≥ 0
such that for each edge (h1, h2) ∈ E cost(h1) ≤ cost(h2).
The total reconfiguration time of a computation is measured
as
r · w +
r∑
i=1
cost(hi) · |Si|
For each context requirement c ∈ C let c(H) be the set
of minimal (with respect to the precedence relation defined
by E) hypercontexts h in the DAG which satisfy c ∈ h(C).
be used also for fine grained reconfigurable machines. It
is assumed that there exists a set of small (similar) recon-
figurable units and every subset of these units can be used
to define the reconfigurable machine that is available dur-
ing a hypercontext. For an example each reconfigurable
unit might be a switch and the set of switches defines the
available part of the reconfigurable machine. The larger the
routing requirements of an algorithm for a certain context,
the more switches should be made available by the corre-
sponding hypercontext at runtime. During a reconfiguration
operation the state of each available switch has to defined.
Hence, the costs of reconfiguration are simply the number
of available reconfigurable units.
Switch model: Given a set of reconfigurable units or
switches X = {x1, . . . , xn}, the set of context require-
ments C and the set of hypercontexts H with C = H = 2X ,
i.e., C and H are the set of all subsets of X , and a se-
quence C = c1 . . . cm of context requirements with ci ∈ C,
i ∈ [1 : m]. For switch x ∈ X the relation x ∈ h(C)
holds, when x ⊂ h. Let cost(h) = |h|, where |h| is the
size of h, i.e. the number of switches available in h and
init(h) = w > 0 for each h ∈ H. The total reconfiguration
time of a computation is measured as
r · w +
r∑
i=1
|hi| · |Si|
Note that in the PHC-DAG model the number of hyper-
contexts, i.e., the number of nodes of the graph, is part of
the size n+m of the problem instance. For the PHC-Switch
model there exist 2n hypercontexts but this number of not
part of the size of the problem instance which is n+m.
3 Multi Task Hyperreconfigurable Machines
In this section we introduce models for multi task hyper-
reconfigurable machines. A new feature of these machines
is that they can perform so called partial hyperreconfigura-
tion operations which have an effect only for a subset of the
tasks. As an example consider a machine where a hyper-
context is characterized by different types of properties: i)
qualitative properties (e.g., good, medium, or low routabil-
ity ) ii) quantitative properties (e.g., number of switches in
the switch boxes) and iii) limited resources (number of I/O
pins). Routability might be characterized by local wires and
corresponding switches that are used only within a single
task and by global wires and corresponding switches that
can be used by all tasks. So, there can be different types
of reconfigurable resources that are available on a hyper-
reconfigurable machine and they are used differently by the
tasks. In the following we identify several aspects that are
important for the design of multi task hyperreconfigurable
architectures. For a multi task environment where several
tasks run in parallel three types of hyperreconfigurable re-
sources can be distinguished.
• Private global resources: Reconfigurable resources
that have to be shared between the tasks, i.e. each
task uses some amount of the resource (which has to
be assigned to it) and where the total amount that is
available and the assignment to the tasks is defined by
the hypercontext. For example I/O units might be a re-
source that has to be shared between the tasks. Thus
the number of I/O units available in the hypercontext
has to be at least as large as the maximum total number
of I/O units that is used by all tasks during any context
under this hypercontext.
• Public global resources: Reconfigurable resources that
can be used by all tasks at the same time and according
to the same quality as defined by the actual hypercon-
text. As an example assume that the type of switches
that is actually available on an FPGA is defined by the
hypercontext. Then, when tasks run in disjoint areas
of the FPGA they all can do their internal routing in-
dependently from the other tasks but all have the same
type of switches available within their own area.
• Local resources: Reconfigurable resources for which
the quality or amount that is available for a task can
be defined during hyperreconfiguration independently
from the quality or amount that is used by the other
tasks. An example is an FPGA where tasks run in dis-
joint areas and where the type of switches available in
the area of a task can be defined independently from
the type of switches available in areas of other tasks.
Note, that private global and local resources differ in
whether they can change their ownership. We assume here
that local resources are assigned fixed to a task at initial-
ization. In contrast, the private global resources are as-
signed to the tasks by global hyperreconfigurations. To de-
fine partially hyperreconfigurable machines we distinguish
between two types of hyperreconfigurations:
• Global hyperreconfigurations determine all available
private and public) global hyperreconfigurable re-
sources.
• Local hyperreconfigurations determine all available
local hyperreconfigurable resources and also which of
the public global resources that are assigned to a task
(by a global hyperreconfiguration) are available.
Note, that private global resources are involved in the
global and the local hyperreconfigurations. The global
hyperreconfiguration defines the maximal availability (for
the local hyperreconfigurations) and the assignment to the
tasks. For example it can be defined that altogether 12 I/O-
units are available from which 5 are assigned to task 1. The
local hyperreconfiguration can determine to which extend
the assigned private global resources are available for re-
configuration. In the example in a local hyperreconfigura-
tion it can be defined that only 3 (of the at most 5) I/O-units
for task 1 are actually available and can reconfigured.
Depending on the extend to which a hyperreconfigurable
machine allows partial (hyper)reconfigurations we distin-
guish three types of partially hyperreconfigurable machines:
• A hyperreconfigurable machine is called partially re-
configurable when a subset of the tasks can perform
a reconfiguration without interruption of the computa-
tion of the other tasks but hyperreconfigurations can
only be done for all tasks at a time.
• A hyperreconfigurable machine is called partially hy-
perreconfigurable when a subset of the tasks can per-
form local hyperreconfigurations and reconfigurations
without interrupting the computations of the other
tasks.
• A hyperreconfigurable machine is called restricted
partially hyperreconfigurable when a subset of the
tasks can perform local hyperreconfigurations without
interruption of the computations of the other tasks but
reconfigurations can only be done for all tasks at a
time.
For partially hyperreconfigurable machines two types of
hypercontexts can be distinguished:
• Global hypercontexts define the available global hy-
perreconfigurable resources and the assignment of pri-
vate global resources to the tasks.
• Local hypercontexts define the available local hyper-
reconfigurable resources for the different tasks. The
extended local hypercontexts define the local and the
private global resources (within the limits of what has
been assigned to a task) that are available for the dif-
ferent tasks.
It is assumed in this paper that during a global hyper-
reconfiguration step no task can perform computations and
the old extended local hypercontext and the context are no
longer valid afterwards. The new extended local hypercon-
text and a new context have to be defined after a global hy-
perreconfiguration. Thus a global hyperreconfiguration has
a synchronizing effect. For reconfigurations and partial hy-
perreconfigurations different modes of synchronization are
possible. We distinguish the following three modes of syn-
chronization between the tasks for (partially) hyperrecon-
figurable machines:
• Hypercontext synchronized: Partial hyperreconfigura-
tions are synchronized between all tasks so that no task
can perform computations during a partial hyperrecon-
figuration no matter whether the task actually executes
a partial hyperreconfiguration or is idle.
• Context synchronized: Reconfigurations are synchro-
nized between all tasks so that no task can per-
form computations during reconfigurations no matter
whether the task actually executes a reconfiguration or
is idle.
• Fully synchronized: The machine is hypercontext syn-
chronized and context-synchronized.
• Non-synchronized: The machine is neither hypercon-
text synchronized nor context-synchronized.
In this paper we assume that synchronization always
means explicit synchronization in the form of a barrier syn-
chronization. Hence a program for a task contains state-
ments for (partial) hyperreconfigurations and for reconfig-
urations and the tasks wait until all tasks arrive at their
corresponding next (hyper)reconfiguration statement. In
a synchronized machine a no-hyperreconfiguration (or no-
reconfiguration) statement is used by those tasks that do not
perform a corresponding (hyper)reconfiguration.
Note that public global resources exist in the partially
(hyper)reconfigurable models only when they are context
synchronized or fully synchronized. The reason is that a
reconfiguration of the public global resources (potentially)
influences all tasks and therefore has to be executed syn-
chronously.
4 Cost models
In this subsection we extent the three models for measur-
ing the runtime of an algorithm/computation as described
in Section 2 to partially hyperreconfigurable multi task ma-
chines. Since the reconfiguration times of some tasks can
overlap with the computation times of other tasks it is not
enough to consider only the reconfiguration times on multi
task machines.
Another important aspect that is new in the multi task
environment for the definition of suitable cost function is
whether the reconfiguration bits can be loaded onto the ma-
chine in parallel for all tasks or not. We distinguish whether
a reconfiguration operation is done
• task parallel, i.e., the reconfiguration bits for the tasks
(i.e. for the private global and local resources) and the
reconfiguration bits for the public global resources can
be uploaded in parallel onto the machine, or
• task sequentially, i.e., all reconfiguration bits for the
tasks (and for the public global resources) have to be
uploaded sequentially onto the machine.
Analogous definitions can be made for partial hyper-
reconfiguration operations and for the reconfiguration bits
that correspond to private global resources of global hyper-
reconfiguration operations. For the cost models that are de-
scribed in the following we assume that non-synchronized
operations are always executed task parallel. For synchro-
nized operations either way is possible and we describe cost
functions for both cases. Due to the limited space and for
ease of description we assume in most cases that the costs
for global hyperreconfiguration operations are constant.
Let Hpub be the set of public global resources, Hpriv be
the set of private global resources, and H loc be the set of
local resources. Further, let H be the set of global contexts,
Hloc the set of local hypercontexts and Hloc,priv is the set
of extended local hypercontexts. Each global hypercontext
h ∈ H is a vector (h0, h1, . . . , hm) ∈ (Hpub, (Hpriv)m)
where h0 defines the available public global resources (if
this type of resources exist, otherwise h has the form
(h1, . . . , hm) ∈ (Hpriv)m) and hj defines the assign-
ment of private global resources to task Tj , j ∈ [1 : m].
Similarly, each extended local hypercontext hloc,priv ∈
Hloc,priv is a vector ((hloc1 , hpriv1 ), . . . , (hlocm , hprivm )) ∈
(H loc × Hpriv)m where hlocj defines the available local
resources and hprivj the available private global resources
that are owned by task Tj , j ∈ [1 : m] (and there-
fore can be changed in a local hyperreconfiguration by
task Tj). For a given hypercontext (h0, h1, . . . , hm) and
a given (fixed) assignment (f loc1 , . . . , f locm ) ∈ (Hloc)m
of local resources to the tasks an extended local context
((hloc1 , h
priv
1 ), . . . , (h
loc
m , h
priv
m )) is valid only if h
priv
j ⊂ hj
and hlocj ⊂ f locj for all j ∈ [1 : m]. For a global hy-
percontext h ∈ H let Hloc,privh be the set of extended lo-
cal hypercontexts that are valid under h. How the costs
for performing a hyperreconfiguration are counted depends
on whether this is done task parallel or task sequentially
and synchronized or not. Examples are given in the fol-
lowing. Assume that m tasks T1, . . . , Tm run on the ma-
chine, (f loc1 , . . . , f locm ) ∈ (Hloc)m is the assignment of
local resources to tasks and Tj , j ∈ [1 : m] executes
between global hyperreconfiguration h = (h0, . . . , hm)
and the next global hyperreconfiguration h′ a sequence
(hlocj,1 , h
priv
j,1 )Sj,1 . . . (h
loc
j,nj
, hlocj,nj )Sj,nj , nj ≥ 1 of valid
local hyperreconfiguration and reconfiguration operations
where (hlocj,i , h
priv
j,i ) ∈ Hloc,priv is a local hyperreconfig-
uration and Sj,i is a sequence of context requirements,
i ∈ [1 : nj ].
4.1 The Asynchronous Case
Here we describe cost models for non-synchronized par-
tial hyperreconfigurable machines (but recall that global hy-
perreconfigurations are always barrier synchronized) where
reconfigurations and partial hyperreconfigurations are exe-
cuted task parallel.
1. General Multi Task model: The maximal total time
for (hyper)reconfigurations of all tasks from h to h′ is
init(h)+
m
max
j=1
{
nj∑
i=1
(init(hj , f locj )+cost(h
loc
i,j , h
priv
i,j )·|Sj,i|)}
where init(h) are the cost for a global hyperreconfigu-
ration and init(hj , f locj ) is the cost for a local hyperrecon-
figuration for task Tj and cost(hloci,j , h
priv
i,j ) are the reconfig-
uration costs for task Tj . Note, that we assume that after a
global hyperreconfiguration each task has to perform a local
hyperreconfiguration.
2. Multi Task DAG (MT-DAG) model: Given are a
DAG Gpriv = (V priv, Epriv) with V priv ⊂ 2Hpriv for
describing the private global hypercontexts and a DAG
Glocj = (V
loc
j , E
loc
j ) with V loc ⊂ 2H
loc for describ-
ing the local hypercontexts for the tasks (analogously as
in the single context model). The costs for performing
a reconfiguration for a task are such that for each edge
(gpriv, hpriv) ∈ Epriv and for each hloc ∈ V loc the in-
equality cost(hloc, gpriv) ≤ cost(hloc, hpriv). Similarly,
for each hpriv ∈ Epriv and for each edge (gloc, hloc ∈ V loc
the inequality cost(gloc, hpriv) ≤ cost(hloc, hpriv). Fur-
ther, init(h) = w > 0 for h ∈ H and init(hj , f locj ) =
vj > 0 for hj ∈ Hpriv , f locj ∈ Hloc. The maximal total
time for (hyper)reconfigurations of all tasks from h to h′ is
w +
m
max
j=1
{
nj∑
i=1
(vj + cost(hloc1,j , h
priv
i,j ) · |Sj,i|)}
3. Multi Task Switch (MT-Switch) model: Given is
a set of private global reconfigurable units (or switches)
Xpriv = {x1, . . . , xu} and a set of local reconfigurable
units (switches) X loc = {z1, . . . , zv}. Then Hpriv =
Xpriv and H loc = X loc, (f loc1 , . . . , f locm ) is a partition
of a subset of X loc and a global context h is a partition
of a subset of Xpriv . Cost function cost(hloc, hpriv) =
|hloc|+ |hpriv|where hloc ⊂ X loc and hpriv ⊂ Xpriv . Fur-
ther, init(h) = w > 0 for h ∈ H (e.g. w = |X|+ |Xpriv|)
and init(hj , f locj ) = vj > 0 (e.g. vj = |hj | + |f locj |)
for hj ∈ Hpriv , f locj ∈ Hloc. The maximal total (hy-
per)reconfiguration time of all tasks from h to h′ is
w +
m
max
j=1
{
nj∑
i=1
(vj + (|hloci,j |+ |hprivj,i |) · |Sj,i|)}
and a typical special case is
|X|+|Xpriv|+ mmax
j=1
{
nj∑
i=1
(|hj |+|f locj |+(|hloci,j |+|hprivi,j |)·|Sj,i|)}
A model variant assumes that a hyperreconfiguration has
fixed costs w plus costs for the difference between the new
hypercontext h an the predecessor hypercontext h′ (see [9]).
The latter costs are called changeover costs. The difference
is measured as the size of the symmetric difference between
the sets of switches h and h′ denoted by |h4 h′|. The mo-
tivation for the introduction of changeover costs are appli-
cations where only the difference information to the prede-
cessor hypercontext has to be loaded onto the machine.
4.2 The Synchronous Case
As an example for a cost model of a synchronized ma-
chine we describe the cost model for the fully synchronized
MT-Switch machine. For ease of description we assume
formally that there is a partial hyperreconfiguration imme-
diately before every reconfiguration (since a barrier syn-
chronization model is assumed each tasks executes a lo-
cal hyperreconfiguration or no-hyperreconfiguration oper-
ation). We assume further that the computation time after
a reconfiguration up to the next hyperreconfiguration is the
same for all tasks (if this is not the case we count the maxi-
mum computation time of the tasks between corresponding
reconfigurations). An example for such a machine is a re-
configurable mesh where a reconfiguration is done at the
start of each computational cycle.
Assume that each tasks performs n local (no-)hyperre-
configuration operations and n reconfigurations between
global hyperreconfigurations h and h′. For j ∈ [1 :
m] and l ∈ [1 : n] let Ij,l = 0 when the lth lo-
cal (no-)hyperreconfiguration operation of task Tj is a no-
hyperreconfiguration operation and otherwise let Ij,l = 1.
For task Tj and l ∈ [1 : n] let fj(l) be the number of the last
local hyperreconfiguration operation in the sequence of its
first l local (no-)hyperreconfiguration operations. The max-
imal total (hyper)reconfiguration time of all tasks when par-
tial hyperreconfiguration and reconfiguration are executed
task parallel is
w +
∑n
i=1(max
m
j=1{Ij,i · vj}+max{|hpub|,
maxmj=1{|hlocfj(l),j |+ |h
priv
fj(l),j
|}})
When partial hyperreconfiguration or reconfiguration
operations are executed task sequentially basically the cor-
responding ”max” in the formula is exchanged by a ”
∑
”,
e.g. when partial hyperreconfiguration is done task sequen-
tially and reconfiguration is done task parallel the costs are
w +
∑n
i=1(
∑m
j=1{Ij,i · vj}+max{|hpub|,
maxmj=1{|hlocfj(l),j |+ |h
priv
fj(l),j
|}})
5 The Synchronized MT-Switch Problem
Under the general cost model the problem to find the best
time steps when to perform global and local hyperrecon-
figurations in order to minimize the runtime of a computa-
tion is NP-hard even for the single task environment ([9]).
We show that the problem can be solved efficiently under
the fully synchronized switch cost model for the multi task
environment where hyperreconfigurations and reconfigura-
tions are done task parallel. Here we show that the prob-
lem can be solved efficiently under the fully synchronized
switch cost model for the multi task environment where hy-
perreconfigurations and reconfigurations are done task par-
allel. Due to space limitations we describe only the case
that there are only local resources and no global resources
and omit the corresponding algorithm. Recall, there are no
global hyperreconfiguration in this case.
The MT-Switch problem is defined as follows: Given
tasks Tj , j ∈ [1 : m] and for each task a sequence of con-
text requirements cj,1 . . . cj,n the problem is to find the best
time steps when to perform local hyperreconfigurations and
to define the corresponding hypercontexts so that the total
(hyper)reconfiguration time is minimal.
With a dynamic programming algorithm we can obtain
the following theorem (It should be noted that the run-
time can be further improved with pointer techniques as de-
scribed in the full paper).
Theorem 1. The MT-Switch problem for fully synchronized
multi task hyperreconfigurable machines where partial hy-
perreconfiguration and reconfiguration are done task par-
allel can be solved in time O(mn4l2m) when there are no
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Figure 1. SHyRA architecture
private global resources. With private global resources the
problem can be solved in time O(mn7(lm+g)2) where g is
the number of private global switches.
6 Example Architecture and Experimental
Results
We define the Simple HYperReconfigurable Architec-
ture (SHyRA) as an example of a minimalistic model of
a rapidly reconfiguring machine. As depicted in Figure 1
it features 2 reconfigurable Look-Up Tables each with 3 in-
puts and one output. For storing signals a file of 10 registers
is used which are reconfigurably connected to both LUTs
by a 10:6 multiplexer and a 2:10 demultiplexer. The small
number of LUTs poses a bottle neck for the test applications
we have run on SHyRA and forces them to make extensive
use of reconfigurations. The test applications therefore nat-
urally lend themselves to profit from the use partial hyper-
reconfigurations. For the test runs SHyRA worked in fully
synchronized mode and partial hyperreconfigurations were
performed in task parallel mode. We compare the multiple
task case where each of the four components (LUT1, LUT2,
MUX, DeMUX) forms a task (m = 4) and partial hyper-
reconfiguration is possible with the single task case where
all components are combined into one single task (m = 1).
As a first example application, a 4 bit counter with a vari-
able upper bound was mapped onto SHyRA. The counter
increments its value that is stored in the first four registers
until it has reached the value stored in registers five to eight.
As all operations can only be performed through the use of
the LUTs it is impossible to implement the counter in one
clock cycle. The design is thus time partitioned.
The resulting code was executed on a simulated SHyRA
system where hyperreconfiguration was disabled. The ini-
tial counter value was 0000 and the upper bound was set
to 1010. During execution each reconfiguration step was
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Figure 2. Hypercontexts for 4 bit counter and time
of partial hyperreconfigurations for the single task
case (upper) and the multiple task case (lower)
traced yielding a total of n = 110 reconfigurations. We an-
alyzed the sequence of reconfigurations (seen as a sequence
of n = 110 reconfiguration requirements) under the MT-
Switch cost model for the multiple task and the single task
case. For the MT-Switch cost model we assume that there
are 48 switches (each corresponding to one of the 48 re-
configuration bits) that are local resources. For the multi-
ple task model the tasks and corresponding number of local
switches are: T1 = LUT1 with l1 = 8, T2 = LUT2 with
l2 = 8, T3 = DeMUX with l3 = 8, and T4 = MUX with
l4 = 24. (Hyper)reconfiguration costs with partial hyper-
reconfigurations for the multiple task case were computed
using a genetic algorithm. For the single task case optimal
(hyper)reconfiguration costs were computed (cmp. [9]).
Figure 2 depicts the resulting sequences of contexts and
the time steps when hyperreconfigurations were done. 50
partial hyperreconfiguration steps were used for the mul-
tiple tasks case and 30 hyperreconfiguration steps for the
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DeMUX
MUX
500
Figure 3. 50 partial hyperreconfiguration oper-
ations for 4 bit counter for the multiple tasks
case (partial hyperreconfiguration (black), no-
hyperreconfiguration (white))
single task case. The total reconfiguration costs when hy-
perreconfiguration is disabled were 5280. This has to be
compared with total (hyper)reconfiguration costs of 3761
for the single task case and costs of 2813 for the multiple
task case (this is 71.2% respectively 53.3% of the reconfig-
uration costs without using hyperreconfiguration).
Figure 3 shows which tasks have performed a
hyperreconfiguration and which performed a no-
hyperreconfiguration operation. Note, that since tasks
T1, T2, and T3 have the same size of local context (i.e.,
l1 = l2 = l3) and hyperreconfigurations are done task
parallel either all four tasks perform a partial hyper-
reconfiguration or tasks T1, . . . , T3 perform a partial
hyperreconfiguration. The results show that partial hyper-
reconfiguration is a promising concept that has a potential
to increase the speed of runtime reconfiguration.
7 Conclusion
The concept of hyperreconfigurable architectures that
can adapt their ability of reconfiguration during runtime in
order to speed up ordinary reconfiguration steps has been
extended in this paper to multi task environments. Sev-
eral models for partially and dynamically hyperreconfig-
urable architectures have been proposed. It was shown
that the problem to find optimal (hyper)reconfigurations
can be solved by a polynomial time dynamic program-
ming algorithm for the switch cost model when (hy-
per)reconfigurations are done fully synchronized. The in-
troduced concepts for partial hyperreconfiguration were il-
lustrated by a simulated example architecture that has dif-
ferent reconfigurable units (2 LUTs, multiplexer, and de-
multiplexer). Experimental results for a small applica-
tion (4-bit counter) that was run on the example archi-
tecture under the multiple tasks switch cost model show
how partial hyperreconfiguration can lead to reduced (hy-
per)reconfiguration costs.
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